基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計

基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計

ID:32282764

大?。?.27 MB

頁數(shù):77頁

時間:2019-02-02

基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計_第1頁
基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計_第2頁
基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計_第3頁
基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計_第4頁
基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計_第5頁
資源描述:

《基于jpeg2000的小波變換和ebcot的研究和硬件設(shè)計》由會員上傳分享,免費在線閱讀,更多相關(guān)內(nèi)容在學(xué)術(shù)論文-天天文庫

1、基于JPEG2000的小波變換和EBCOT的研究與硬件設(shè)計AbstractWiththedevelopmentofInternetandmultimediatechnology,theinformationbecomesmoreandmore,andthelimitedstorageandbandwidthisbecomethebottleneck.Soitisnecessaryfortheeffectiveprocessingandcompressionofinformation.ThelateststillimagecompressionstandardJPEG200

2、0adoptsDiscreteWaveletTransformandEmbeddedBlockCodingwithOptimizedTruncation(EBCOT),andachievesmuchbettercodingefficiencyandimagequalitythanthetraditionalmethods.Withitsexcellentperformanceandprominentfeatures,JPEG2000willnodoubtbecomethemain-streamintheimagecompressionfieldinthefuture.Bu

3、titishardforhardwareimplementationofJPEG2000.HighattentionispaidtodesignVLSIarchitectureforDWTandEBCOTimplementationwithreal-time,lowareaandenergydissipation.Firstly,thisthesisanalyzestheprocessofJPEG2000encoder.ThenthisdissertationdeeplyaccessedthehardwareimplementationtechniquesforDWT,b

4、itplanecodingandbinaryarithmeticcodecusedinJPEG2000.AsfortheVLSIimplementationofdiscretewavelettransform(DWT),therowbasedmethodandparallelarchitectureisadoptedforthe2-DDWT,whichmakesboththetransformspeedandtheefficiencyincrease.Withcombiningthedata-extensionprocedureintotheDWTcore,thememo

5、ryrequirementandmemoryaccessofDWTcanbereduced.Andthearchitecturecanaccomplicemulti-levelDWTforthewholeimageusingonly6rowsofinnersingle-portRAM.Asforthehardwareimplementationofbitplanecoding,abitplanecoderbasedoncoding-passparallelprocessingispresented.Thethreescanproceduresofthealgorithmf

6、orbitplanecodinginJPEG2000isincorporatedintoonescanprocedure.Theacceleratorisefficient,andareaisnotlarge.AsfortheVLSIimplementationofbinaryarithmeticcodec,thebinaryarithmeticcodecbasedonthree-pipelinearchitectureispresented,whichimprovestheencodingefficiencywithencodingonedataeveryclock.A

7、tlast,thethreeproposedarchitectureisimplementedinVerilogHDL.Theresultofsimulationandsynthesisoftheproposedarchitectureprovesthedesign.Keywords:DWT;LiftingScheme;EBCOT;JPEG2000II碩士學(xué)位論文插圖索引圖2.1JPEG2000編碼器結(jié)構(gòu)框圖····························································

當前文檔最多預(yù)覽五頁,下載文檔查看全文

此文檔下載收益歸作者所有

當前文檔最多預(yù)覽五頁,下載文檔查看全文
溫馨提示:
1. 部分包含數(shù)學(xué)公式或PPT動畫的文件,查看預(yù)覽時可能會顯示錯亂或異常,文件下載后無此問題,請放心下載。
2. 本文檔由用戶上傳,版權(quán)歸屬用戶,天天文庫負責整理代發(fā)布。如果您對本文檔版權(quán)有爭議請及時聯(lián)系客服。
3. 下載前請仔細閱讀文檔內(nèi)容,確認文檔內(nèi)容符合您的需求后進行下載,若出現(xiàn)內(nèi)容與標題不符可向本站投訴處理。
4. 下載文檔時可能由于網(wǎng)絡(luò)波動等原因無法下載或下載錯誤,付費完成后未能成功下載的用戶請聯(lián)系客服處理。