資源描述：
《quartus常見(jiàn)錯(cuò)誤分析 error》由會(huì)員上傳分享，免費(fèi)在線閱讀，更多相關(guān)內(nèi)容在行業(yè)資料-天天文庫(kù)。
1、Quartus常見(jiàn)錯(cuò)誤分析ErrorWarning:VHDLProcessStatementwarningatrandom.vhd(18):signalresetisinstatement,butisnotinsensitivitylist----沒(méi)把singal放到process（）中2Warning:Foundpinsingasundefinedclocksand/ormemoryenablesInfo:AssumingnodeCLKisanundefinedclock-=-----可能是說(shuō)
2、設(shè)計(jì)中產(chǎn)生的觸發(fā)器沒(méi)有使能端3Error:VHDLInterfaceDeclarationerrorinclk_gen.vhd(29):interfaceobject"clk_scan"ofmodeoutcannotberead.Changeobjectmodetobufferorinout.------信號(hào)類型設(shè)置不對(duì)，out當(dāng)作buffer來(lái)定義4Error:Nodeinstance"clk_gen1"instantiatesundefinedentity"clk_gen"-------引用
3、的例化元件未定義實(shí)體－－entity"clk_gen"5Warning:Found2node(s)inclockpathswhichmaybeactingasrippleand/orgatedclocks--node(s)analyzedasbuffer(s)resultinginclockskewInfo:Detectedrippleclock"clk_gen:clk_gen1
4、clk_incr"asbufferInfo:Detectedrippleclock"clk_gen:clk_gen1
5、
6、clk_scan"asbuffer6Warning:VHDLProcessStatementwarningatledmux.vhd(15):signalorvariable"dataout"maynotbeassignedanewineverypossiblepaththroughtheProcessStatement.Signalorvariable"dataout"holdsitspreviousineverypathwithnonewassignment,whichmaycreateac
7、ombinationalloopinthecurrentdesign.7Warning:VHDLProcessStatementwarningatdivider_10.vhd(17):signal"cnt"isreadinsidetheProcessStatementbutisn'tintheProcessStatement'ssensivititylist-----缺少敏感信號(hào)8Warning:Noclocktransitionon"counter_bcd7:counter_counter_c
8、lk
9、q_sig[3]"register9Warning:Reducedregister"counter_bcd7:counter_counter_clk
10、q_sig[3]"withstuckclockporttostuckGND10Warning:Circuitmaynotoperate.Detected1non-operationalpath(s)clockedbyclock"class[1]"withclockskewlargerthandatadelay.SeeCompilationRe
11、portfordetails.11Warning:Circuitmaynotoperate.Detected1non-operationalpath(s)clockedbyclock"sign"withclockskewlargerthandatadelay.SeeCompilationReportfordetails.12Error:VHDLerroratcounter_clk.vhd(90):actualport"class"ofmode"in"cannotbeassociatedwithf
12、ormalport"class"ofmode"out"------兩者不能連接起來(lái)13Warning:Ignorednodeinvectorsourcefile.Can'tfindcorrespondingnodename"class_sig[2]"indesign.------沒(méi)有編寫testbench文件，或者沒(méi)有編輯輸入變量的值testbench里是元件申明和映射14Error:VHDLBindingIndicationerroratfreqdetect_top.vhd(19):port"
