資源描述：
《高性能低功耗嵌入式內(nèi)存管理單元設計的研究》由會員上傳分享，免費在線閱讀，更多相關內(nèi)容在學術論文-天天文庫。
1、浙江大學碩一L學位論文摘要了TLB和數(shù)據(jù)、指令訪問高速緩存的資源沖突，減少緩存中TLB表項的訪問次數(shù)。其中第一級TLB經(jīng)擴展后可動態(tài)支持兩種頁面大小，無需操作系統(tǒng)的支持，提升第一級TLB的命中率。實驗結(jié)果表明，與傳統(tǒng)的TLB設計相比，應用本方法的嵌入式處理器的功耗下降28．11％，面積減少21．58％，性能基本持平。本文提出的若干TLB關鍵技術對于嵌入式處理器提升性能、降低功耗、減小面積等具有積極的意義。關鍵詞嵌入式內(nèi)存管理單元；片上高速緩存；地址轉(zhuǎn)譯旁路緩沖器；資源復用；低功耗；編碼加鎖機制；動態(tài)擴展；多進程共享；通用協(xié)處理器接1：2；協(xié)處理器擴展浙江大學碩士學位論文Abstra
2、ctWiththedevelopmentofcomplicatedembeddedapplications，memorymanagementhasbecomethefocusandthedifficultpartofHW-SWdesigninhigh-endembeddedprocessors．Virtualmemorytechniqueisaneffectivememorymanagementmethod，whichistransparenttosoftwarebasedonoperatingsystem．Thiscansimplifythememorymanagementmod
3、eandenhancetheportabilityofapplicationsoftware．Meanwhile，memorymanagementunit(MMU)，themajorconcemofpowerconsumptionandareacostofembeddedprocessors，isimplementedinhardwaretorealizevirtualmemorytechnique．InthisthesisweproposesomekeytechniquesofembeddedTLBforhighperformanceandlowpowerimplementati
4、onofembeddedMMU．Theoriginalcontributionsofthisthesisareasfollows：1．ATLBdesignmethodbasedoncacheresourcereusing．ThisthesisanalyzedthesimilaritybetweenTLBandCacheentryinstoragestructureandaccessingbehavior,andthenproposedanewTLBdesignmethodbasedonreusingcachehardwareresourceforlowerpowerconsumpt
5、ionandsmallerareacostinembeddedprocessor．Thismethodsetupcacheaddressmappingtable，whichrecordedthelocationofTLBentryinCache，todecreaseTLBaccesseswithlessdynamicpowerconsumption．2．Aninnovationofmulti-processTLBentrysharingonecachelinewindow．Thismethodpartitionscachelineintodifferentprocesswindow
6、stopreventfrequencyreplacementofTLBentryduringprocessswitch．Dynamical浙江人學碩士學位論文AbstractTLBentryextensionbasedoncachearchitectureenlargedthemappingrangeofphysicaladdressforhigherTLBhitrateandprovidedasolutiontoTLBentryrestrictionintraditionalTLBdesign．MoreoveLanentrylockingmethodofTLBwasalsopro
7、posedtobalancetheresourcehazardinmaximumdegreebetweenTLBentryandinstruction／data．3．Two-levellow-powerTLBimplementationwithmultipleTLBpagesizessupported．Thismethodutilizedtwo-levelTLBarchitecturetosolvecacheaccesshazardbetweenTLBandinstr
